

CLAIMS:

1 1. A method of predistorting a signal, said method comprising:
 2 producing sample output values each of which is dependent on one of a
 3 plurality of time spaced input samples and independent of any other time spaced input
 4 sample; and
 5 combining said sample output values to produce a predistorted signal.

1 2. The method of claim 1 comprising:
 2 retaining successive input signal samples as said time spaced input samples.

1 3. The method of claim 1 wherein producing each of said sample output
 2 values includes:
 3 taking an absolute value of a time spaced sample;
 4 using said absolute value as a pointer to a look-up table to produce an
 5 intermediate value; and
 6 multiplying said intermediate value and said time spaced sample.

1 4. The method of claim 3 wherein said combining including:
 2 adding said sample output values.

1 5. The method of claim 1 wherein said predistortion circuitry produces
 2 said predistorted signal, given a current input sample u_n , according to:

$$3 \quad = u_n \cdot \sum_{k=0}^{K_0} c_{0k} |u_n|^k + u_{n-1} \cdot \sum_{k=0}^{K_1} c_{1k} |u_{n-1}|^k + \dots + u_{n-L} \cdot \sum_{k=0}^{K_L} c_{Lk} |u_{n-L}|^k ,$$

4 where L is the maximum sample delay.

1 6. A predistortion system comprising:
 2 predistortion circuitry adapted to produce sample output values each of which
 3 is dependent on one of a plurality of time spaced input samples and independent of
 4 any other time spaced input sample, and to combine said sample output values to
 5 produce a predistorted signal.

7. The system of claim 6 wherein said predistortion circuitry configured to retain successive input signal samples as said time spaced input samples.

8. The system of claim 6 wherein said predistortion circuitry configured, for producing each of said sample output values, to take an absolute value of a time spaced input sample, to use said absolute value as a pointer to a look-up table to produce an intermediate value, and to multiply said intermediate value and said time spaced input sample.

9. The system of claim 8 wherein said predistortion circuitry adapted to add said sample output values.

10. The system of claim 6 wherein said predistortion circuitry configured to produce said predistorted signal, given a current input sample u_n , according to:

$$= u_n \cdot \sum_{k=0}^{K_0} c_{0k} |u_n|^k + u_{n-1} \cdot \sum_{k=0}^{K_1} c_{1k} |u_{n-1}|^k + \dots + u_{n-L} \cdot \sum_{k=0}^{K_L} c_{Lk} |u_{n-L}|^k ,$$

where L is the maximum sample delay.